

LOW-VOLTAGE CMOS LOG COMPANDING ANALOG DESIGN

**THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND
COMPUTER SCIENCE**

ANALOG CIRCUITS AND SIGNAL PROCESSING

Consulting Editor: Mohammed Ismail. Ohio State University

Related Titles:

SYSTEMATIC DESIGN OF ANALOG IP BLOCKS

Vandenbussche and Gielen

ISBN: 1-4020-7471-9

SYSTEMATIC DESIGN OF ANALOG IP BLOCKS

Cheung & Luong

ISBN: 1-4020-7466-2

LOW-VOLTAGE CMOS LOG COMPANDING ANALOG DESIGN

Serra-Graells, Rueda & Huertas

ISBN: 1-4020-7445-X

CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS

Pun, Franca & Leme

ISBN: 1-4020-7415-8

DESIGN OF LOW-PHASE CMOS FRACTIONAL-N SYNTHESIZERS

DeMuer & Steyaert

ISBN: 1-4020-7387-9

**MODULAR LOW-POWER, HIGH SPEED CMOS ANALOG-TO-DIGITAL CONVERTER
FOR EMBEDDED SYSTEMS**

Lin, Kemna & Hosticka

ISBN: 1-4020-7380-1

DESIGN CRITERIA FOR LOW DISTORTION IN FEEDBACK OPAMP CIRCUITE

Hernes & Saether

ISBN: 1-4020-7356-9

CIRCUIT TECHNIQUES FOR LOW-VOLTAGE AND HIGH-SPEED A/D CONVERTERS

Walteri

ISBN: 1-4020-7244-9

DESIGN OF HIGH-PERFORMANCE CMOS VOLTAGE CONTROLLED OSCILLATORS

Dai and Harjani

ISBN: 1-4020-7238-4

CMOS CIRCUIT DESIGN FOR RF SENSORS

Gudnason and Bruun

ISBN: 1-4020-7127-2

ARCHITECTURES FOR RF FREQUENCY SYNTHESIZERS

Vaucher

ISBN: 1-4020-7120-5

THE PIEZOJUNCTION EFFECT IN SILICON INTEGRATED CIRCUITS AND SENSORS

Fruett and Meijer

ISBN: 1-4020-7053-5

CMOS CURRENT AMPLIFIERS; SPEED VERSUS NONLINEARITY

Koli and Halonen

ISBN: 1-4020-7045-4

MULTI-STANDARD CMOS WIRELESS RECEIVERS

Li and Ismail

ISBN: 1-4020-7032-2

A DESIGN AND SYNTHESIS ENVIRONMENT FOR ANALOG INTEGRATED CIRCUITS

Van der Plas, Gielen and Sansen

ISBN: 0-7923-7697-8

RF CMOS POWER AMPLIFIERS: THEORY, DESIGN AND IMPLEMENTATION

Hella and Ismail

ISBN: 0-7923-7628-5

DATA CONVERTERS FOR WIRELESS STANDARDS

C. Shi and M. Ismail

ISBN: 0-7923-7623-4

DIRECT CONVERSION RECEIVERS IN WIDE-BAND SYSTEMS

A. Parssinen

ISBN: 0-7923-7607-2

AUTOMATIC CALIBRATION OF MODULATED FREQUENCY SYNTHESIZERS

D. McMahonill

ISBN: 0-7923-7589-0

MODEL ENGINEERING IN MIXED-SIGNAL CIRCUIT DESIGN

S. Huss

ISBN: 0-7923-7598-X

ANALOG DESIGN FOR CMOS VLSI SYSTEMS

F. Maloberti

ISBN: 0-7923-7550-5

LOW-VOLTAGE CMOS LOG COMPANDING ANALOG DESIGN

by

Francisco Serra-Graells

Instituto de Microelectrónica de Barcelona, IMB-CNM

Adoración Rueda

Instituto de Microelectrónica de Sevilla-CNM

and

José L. Huertas

Instituto de Microelectrónica de Sevilla-CNM

KLUWER ACADEMIC PUBLISHERS
NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

eBook ISBN: 0-306-48721-7
Print ISBN: 1-4020-7445-X

©2004 Springer Science + Business Media, Inc.

Print ©2003 Kluwer Academic Publishers
Dordrecht

All rights reserved

No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher

Created in the United States of America

Visit Springer's eBookstore at:
and the Springer Global Website Online at:

<http://www.ebooks.kluweronline.com>
<http://www.springeronline.com>

Contents

List of Figures	ix
List of Tables	xix
Acknowledgments	xxi
1. INTRODUCTION	1
1 Low-Power Applications and CMOS Technologies	1
2 State-of-the-Art Low-Power Analog Design	3
3 Instantaneous Companding Theory	5
4 CMOS Subthreshold Companding Proposal	11
5 Structure of this Book	12
2. MOSFET MODELING FOR COMPANDING	23
1 Model Requirements for Analytical Design	23
2 Large Signal Equations	24
2.1 DC Drain Current	24
2.2 Quasi-Static Capacitances	27
3 Small signal Parameters	30
4 Noise Equations	34
5 Technology Mismatching Model	36
6 Parameter Extraction Procedure	41
3. AMPLIFICATION AND AGC	51
1 Log Companding Principle	51
2 CMOS Generalization	53
3 Basic Building Blocks	55
3.1 General-Purpose Controllable Amplifier Cell	55
3.2 Low-Impedance Gain Control Voltage Sources	61
3.3 Full-Wave Rectifiers	65
3.4 Envelope Filtering	67

3.5	Log Ruler	68
3.6	Compression Ratio Scaling	70
4	Design Examples	72
4.	FILTERING	79
1	Log Companding Principle	79
2	CMOS Generalization	80
3	Basic Building Blocks	86
3.1	Saturated CMOS Cells	88
3.2	Non-Saturated CMOS Cells	90
3.3	Auxiliary Circuitry	95
4	Design Methodology	98
5	Case Studies	100
5.1	Integrator	100
5.2	First-Order Low-Pass	102
5.3	Second-Order Low-Pass	102
5.4	Second-Order Band-Pass	105
6	All-MOS Implementations	110
7	Design Examples	117
5.	PTAT GENERATION	125
1	Log Companding Principle	125
2	CMOS Generalization	127
3	Design Examples	129
6.	PULSE DURATION MODULATION	137
1	Log Companding Principle	137
2	CMOS Generalization	139
3	Design Example	141
7.	DYNAMIC RANGE	145
1	CMOS Considerations	145
1.1	Moderate Inversion distortion	146
1.2	Noise Floor	149
2	Dynamic Range Versus Signal-to-Noise Ratio	150
8.	INDUSTRIAL APPLICATION: HEARING AIDS	157
1	History and Market	157
2	Previous CMOS Analog Systems	159
3	A True 1V CMOS Log-Domain Analog Hearing-Aid-on-Chip	160
3.1	System-on-Chip Specifications	160

<i>Contents</i>	vii
3.2 Full-Custom ASIC Implementation	162
3.3 Comparative Results	164
4 Yield Issues	168
9. CONCLUSIONS	177
1 Results	177
2 Future Work	179
Appendices	183
Simulation and Test	183
1 Numerical Simulation	183
1.1 SPICE Models	183
1.2 Numerical Convergence	184
1.3 Large Signal Frequency Analysis	184
1.4 Technology Mismatching Simulation	185
2 Experimental Test Setup	189
References	192

List of Figures

1.1	Prediction of Digital supply voltage scaling for ULSI technologies.	3
1.2	Map of state-of-the-art CMOS low-power analog continuous-time circuit techniques.	4
1.3	DR comparison between classic (left) and companding (right) processing schemes.	6
1.4	Example of DR_V compression for a $DR_I = 40\text{dB}$.	7
1.5	Example of a higher DR_V compression than that in Figure 1.4	7
1.6	Signal domains for the generalized companding processing.	9
1.7	DR_x comparison between linear, quadratic and exponential laws ($x_o = 20$) companding functions F for $DR_y = 60\text{dB}$.	10
1.8	Main inputs and outputs of this book.	12
2.1	Basic nomenclature for NMOS (left) and PMOS (right) devices.	25
2.2	Normalized drain current versus pinch-off voltage in forward saturation and $V_{SB} = 0\text{V}$. The dashed lines indicate the asymptotic approximations of Table 2.1.	27
2.3	Simplified transcapacitance MOS model.	29
2.4	Normalized MOS transcapacitances in conduction (dashed) and forward saturation (solid) for $n = 1.3$.	31
2.5	DC small signal equivalent circuit of the CMOS transistor.	32

2.6	Normalized g_{mg} versus inversion coefficient in forward saturation. Dashed lines indicate the asymptotic approximations of Table 2.1	34
2.7	Relative drain current deviations versus inversion coefficient for a typical $1\mu\text{m}$ CMOS process of Figure 2.8 and $n = 1.5$ at room temperature.	39
2.8	NMOSFET β and V_{TO} deviations versus technology generation at room temperature.	40
2.9	PMOSFET β and V_{TO} deviations versus technology generation at room temperature.	40
2.10	Analytical model (solid) extracted from experimental unitary curves (dotted), and fitting results for a ($16\mu\text{m}/1.2\mu\text{m}$) NMOS device.	43
2.11	Analytical model (solid) extracted from typical BSIM3 unitary curves (dashed), and fitting results for a ($16\mu\text{m}/1.2\mu\text{m}$) NMOS device.	44
2.12	Matrix of MOS geometries used in the extraction procedure for a $1.2\mu\text{m}$ CMOS process example.	45
2.13	Resulting n , β_u and V_{TO} after applying the procedure of Table 2.6 to the typical and corner BSIM3 models of the NMOS devices listed in Figure 2.12.	46
2.14	Resulting λ in weak (transparent) and strong (solid) inversion after applying Table 2.6 to the typical BSIM3 models of the NMOS devices listed in Figure 2.12.	47
2.15	Threshold voltage deviations versus MOSFET channel area.	47
3.1	General AGC model using Log amplifiers.	52
3.2	Summary of gain controlling topologies for GD (left) SD (center) and BD (right) realizations (auxiliary circuitry in dashed).	54
3.3	Schematic of the GD-SC NMOS cell (auxiliary circuitry in dashed).	56
3.4	Simple active load (left) and classic input impedance control (right).	57
3.5	New input impedance control (left) and its CCI/II-equivalence (right).	58
3.6	Low-voltage CMOS implementation proposal for Figure 3.5.	59

3.7	Analytical (solid) and BSIM3 simulated (dashed) maximum frequency overshoot versus normalized compensation.	60
3.8	Low-voltage implementation of the controllable amplifier cell.	62
3.9	Normalized input (dashed) and output (solid) auto-biasing values for feedback factors $N = 1, 2, 4$ and 8 .	62
3.10	General low-ohmic model (left) and low-voltage topology (right) proposed for V_{gain} sources.	64
3.11	Low-voltage CMOS controlled sources proposed for low technology mismatching (left) and low output noise (right).	64
3.12	Microscope photography of a dual gain controlled source corresponding to the proposal of Figure 3.10 (left).	65
3.13	Experimental (dotted) and analytical (solid) output control voltage versus sink current for Figure 3.12. Design parameters are $V_{gainmin} \doteq 2\text{mV}$, $I_{max} \doteq 4\mu\text{A}$ and $I_{source} \doteq 1\mu\text{A}$. Experimental quantization error is about 1mV .	66
3.14	Low-voltage CMOS proposal for precision full-wave rectification.	67
3.15	Low-voltage CMOS proposal for envelope filtering.	69
3.16	Low-voltage CMOS proposal for the Log ruler.	69
3.17	Low-voltage CMOS programming of m factor based on resistors (left) and MRCs (right).	70
3.18	Low-voltage CMOS proposal of the grounded MRC (left) and its auto-tuning circuitry (right).	71
3.19	Microscope photography of a $3 \times 186\text{K}\Omega$ MRC implementation.	73
3.20	Experimental (dotted), simulated (dashed) and ideal (solid) V/I and resistance curves of the proposed grounded MRC for $R_{ref} = V_{ref}/I_{ref} = 186\text{mV}/1\mu\text{A} = 186\text{K}\Omega$.	73
3.21	Microscope photography of an amplifier example.	74
3.22	Experimental amplifier large signal transfer function for $V_{gaini} \equiv 0$ and $V_{gaino} = 0$ (upper), 62mV , 124mV and 186mV (lower) at room temperature.	74
3.23	Experimental amplifier output at 50% of full-scale.	75

3.24	Simulated <i>THD</i> of the amplifier cell at $G = +30\text{dB}$. Boxed values indicate default conditions.	75
3.25	Simulated AGC transient output when a $20\text{nA}_{peak} \pm 25\text{dB}$ and 1000ms width input burst is applied with $G = +20\text{dB}$, $I_{tk} = 10\text{nA}_{rms}$ and $(CR = 2:1)$.	77
3.26	Simulated AGC steady-state response for $G = +20\text{dB}$, $CR = 2:1$ and $I_{tk} = 3\text{nA}_{rms}$ (solid). Tuning capabilities are shown in dashed lines for $G = +40\text{dB}$ (upper), $I_{tk} = 30\text{nA}_{rms}$ (middle) and $CR = 3:1$ (lower).	77
4.1	General NMOS translinear loop.	81
4.2	Proposed MOS TL elements. Matched devices and $V_B = V_{SS/DD}$ for NMOS/PMOS are supposed.	83
4.3	Example of mixed driven NMOS TL.	83
4.4	Both GD and SD MOS TL example.	84
4.5	GD arrangement of Figure 4.4.	84
4.6	SD arrangement of Figure 4.4.	85
4.7	Rewriting the Translinear Principle for MOS devices.	87
4.8	General transconductance synthesis approach.	88
4.9	Transistor level GD (left), SD (center), and BD (right) implementation of the $F(x) = e^x$ Log Companding function (auxiliary circuitry not shown for simplification).	89
4.10	Summary of proposed low-voltage basic building blocks for saturated GD and SD NMOS synthesis. Complementary PMOS structures can be derived just by duality.	91
4.11	New non-saturated NMOS principle for $A_{ij} > 0$ and $i \neq j$.	92
4.12	Proposed low-voltage non-saturated NMOS cells. Complementary PMOS structures can be derived just by duality.	94
4.13	SD compression signal boundaries for different modulation indexes.	94
4.14	Non-linear internal transconductances for GD with $n = 1.3$ (upper) and SD (lower) companding laws. Filled regions indicate contributions from devices in conduction for non-saturated SD cells.	95
4.15	Proposed low-voltage CMOS ORA for compressors.	96

4.16	Proposed low-voltage VF (left) and VF+CI (right) blocks.	97
4.17	Proposed low-voltage CMOS V_{ref} generator.	97
4.18	Compressor and expander simplification.	100
4.19	Internal coefficient reductions.	101
4.20	The integrator stage implemented using GD (upper), Saturated SD (middle) and non-saturated SD (lower) CMOS cells.	103
4.21	First-order low-pass saturated GD (upper), saturated SD (middle) and non-saturated SD (lower) implementations.	104
4.22	Second-order low-pass full (upper) and simplified (lower) GD implementations with $C_1 = C_2 \doteq C$ and $I_{tuno} = nU_t C w_o$.	107
4.23	Second-order low-pass full (upper) and simplified (lower) saturated SD implementations with $C_1 = C_2 \doteq C$ and $I_{tuno} = U_t C w_o$.	108
4.24	Second-order low-pass simplified non-saturated SD implementation with $C_1 = C_2 \doteq C$ and $I_{tuno} = U_t C w_o$.	109
4.25	Second-order band/low-pass full (upper) and simplified (lower) GD implementations with $C_1 = C_2 \doteq C$ and $I_{tuno} = nU_t C w_o$.	112
4.26	Second-order band/low-pass full (upper) and simplified (lower) saturated SD implementations with $C_1 = C_2 \doteq C$ and $I_{tuno} = U_t C w_o$.	113
4.27	Second-order band/low-pass simplified non-saturated SD implementation with $C_1 = C_2 \doteq C$ and $I_{tuno} = U_t C w_o$.	114
4.28	MOS gate-to-gate capacitance versus voltage.	115
4.29	Tuning correction factor versus voltage.	116
4.30	Microscope photograph of the saturated SD filter.	118
4.31	Experimental frequency response of the saturated SD filter.	118
4.32	Experimental output of the saturated SD filter.	119
4.33	Simulated responses of the band (left) and low-pass (right) saturated GD filter for $I_{tuno} = \{2.5\text{nA}, 10\text{nA}, 25\text{nA}\}$ (upper) and $Q = \{1/2, 1, 2\}$ (lower) cases.	120

- 4.34 All-MOS configurable third-order filter using non-saturated SD (upper) and GD (lower) basic building blocks with $I_{tuno} = U_t C 2\pi f_c$. 120
- 4.35 Microscope photography of the poly-Si (upper) and all-MOS (lower) non-saturated SD (left) and GD (right) filter in a $0.35\mu\text{m}$ CMOS technology. 121
- 4.36 Experimental transfer functions at half-full-scale and 3rd-order selection for different tuning currents (input V/I conversion and DC decoupling in test setup implemented using a .simple series resistor and capacitor). 121
- 4.37 Experimental THD of the poly-Si (dashed) and all-MOS (solid) third order non-saturated SD (upper) and GD (lower) circuits versus input signal amplitude. 123
- 4.38 Analytical (dashed) and BSIM model (solid) of a $75\times 75\mu\text{m}^2$ NMOS C (left) at room temperature, and typical compressed signals at 50% full-scale (right) for GD with $K = 80$ (upper), and SD with $K = 20$ (lower). 123
- 5.1 Log companding proposal for the PTAT generator. 126
- 5.2 Schematic of the proposed PTAT generator. 127
- 5.3 M11 inversion coefficient (IC_{11}) versus M and N design space for $P = 10$. The cross-point indicates the design example of Section 3. 128
- 5.4 Microscope photography of the $1.2\mu\text{m}$ PTAT generator. 130
- 5.5 Experimental (dotted and crossed) and simulated (solid and dashed) V_{ref} and static $PSRR+$ respectively versus supply voltage at room temperature for the $1.2\mu\text{m}$ PTAT generator. 131
- 5.6 Experimental (bar), simulated (dashed) and analytical (solid) V_{ref} histogram at room temperature from 15 samples and 1000 Montecarlo runs for the $1.2\mu\text{m}$ PTAT generator. 131
- 5.7 Experimental (dotted), simulated (dashed) and analytical (solid) relative I_{ref} variations versus temperature for the $1.2\mu\text{m}$ PTAT generator. 132
- 5.8 Schematic of the V_{ref} PTAT generator with dual-mode for I_{ref} : I_S -based (switch-off and $uO-R_{ref}$) or PTAT (switch-on and R_{ref}). 133

5.9	Microscope photography of the $0.35\mu\text{m}$ PTAT generator.	133
5.10	Experimental all-MOS (solid) and R_{ref} -based (dashed) I_{ref} versus supply voltage at room temperature for the $0.35\mu\text{m}$ PTAT generator.	134
5.11	Experimental (dots) and simulated (solid) all-MOS, and experimental (crosses) and simulated (dashed) R_{ref} -based I_{ref} variations versus temperature for the $0.35\mu\text{m}$ PTAT generator.	134
6.1	General design approach for PDM generation.	138
6.2	Simplified schematic of the PDM modulator.	140
6.3	Simulated voltage across the integrating capacitor (upper) and output current (lower) when operating at 1.0V voltage supply.	141
6.4	Microscope photograph of the PDM modulator.	142
6.5	Experimental differential PDM voltage and acoustic audio signal at receiver for $I_{in}=2\mu\text{A}_{pp}@4\text{KHz}$.	143
7.1	General CMOS Log companding processing scheme.	146
7.2	Experimental (dotted), simulated (dashed) and ideal (solid) DC signal gain for $IC_{in} = 10^{-2}$.	147
7.3	Analytical THD at 50% of full-scale due to moderate inversion.	148
7.4	Microscope photography of a $20 \times \frac{80\mu\text{m}}{3\mu\text{m}}$ NMOS compressor and expander pair example with a common centroid layout symmetry for a $1.2\mu\text{m}$ CMOS technology.	151
7.5	Example of a transient waveform in a Class-H operation. Drawing not in scale.	152
7.6	Example of signal-to-noise-and-distortion ratio versus input inversion coefficient for equivalent Class-A (dotted), Class-AB (dashed) and Class-H (solid) operation.	153
8.1	Chronology of HA products and technology evolution [1, 2].	158
8.2	General block description of the HA.	161
8.3	Functional-level model of the hearing-aid-on-a-chip.	163
8.4	Functional (upper) and transistor (lower) level AGC simulation samples (CPU-time ratio was 15'/1500').	163
8.5	Full-custom design framework for the ASIC.	164

8.6	Microscope photography of a preliminary library prototype.	165
8.7	Microscope photography of the industrial hearing-aid-on-chip product.	166
8.8	Experimental frequency transfer functions versus system gain.	168
8.9	Experimental normalized transfer functions versus low-pass tuning.	168
8.10	Experimental normalized transfer functions versus high-pass tuning.	169
8.11	Experimental AGC steady-state input-output normalized response versus CR (upper), TK (middle) and G_{AGC} (lower) tuning.	170
8.12	Experimental AGC output for a $\pm 25\text{dB}$ input burst versus burst duration.	171
8.13	Example of experimental deviations ($\pm 2\sigma$ within striped areas) around an overall gain programming (solid) and other digitally programmable responses (dashed) for the AGC stage of the NEXO [©] system-on-chip.	172
8.14	Example of experimental deviations ($\pm 2\sigma$ within striped areas) around the corner-frequency tuning programming (solid) and other digitally programmable responses (dashed) for the high-cut stage of the NEXO [©] system-on-chip.	173
8.15	Example of experimental deviations ($\pm 2\sigma$ within striped areas) around a compression ratio programming (solid) and other digitally programmable responses (dashed) for the AGC stage of the NEXO [©] system-on-chip.	173
A.1	Hspice convergence elements for the NMOSFET case.	184
A.2	Simulation strategy for large signal frequency transfer functions.	186
A.3	Simulated small (solid) and large signal at $\pm 1\mu\text{A}_{peak}$ (dashed/dotted) sample frequency transfer functions.	186
A.4	Splitting strategy for multi-decade large signal frequency analysis.	187
A.5	Simulated small (solid) and large signal (dashed) 6 decade analysis.	187

- | | | |
|-----|---|-----|
| A.6 | Simulated output current deviations of a 1:1 NMOS current mirror. | 188 |
| A.7 | Simulated output current deviations of a 1:1 NMOS current mirror operating in strong inversion ($I_C=1\mu\text{A}/100\text{nA}$) versus channel aspect ratio. | 190 |
| A.8 | General test setup proposal. | 191 |

List of Tables

1.1	DR_x versus DR_y and F .	10
2.1	DC large signal I_D vs V_{GB} , V_{SB} and V_{DB} .	28
2.2	Asymptotes of the normalized MOS transcapacitances ($\frac{C_{GD}}{C_{ox}}$, $\frac{C_{GB}}{C_{ox}}$, $\frac{C_{GS}}{C_{ox}}$) versus the same region boundaries as in Table 2.1. In conduction cases, $IC_F = IC_R \doteq IC_{FR}$ has been assumed for simplification.	31
2.3	Small signal parameter g_{mg} (upper), g_{ms} (middle) and g_{md} (lower) versus the same region boundaries as in Table 2.1. Expressions in brackets take into account the CLM effect.	33
2.4	thermal factor (K_{th}) versus region of operation.	35
2.5	General layout recommendations for CMOS device matching.	38
2.6	Procedure for extracting n , β , V_{TO} and λ MOS-FET parameters.	42
3.1	Gain tuning factors versus topology for $n = 1.3$.	55
3.2	Automatic biasing levels.	61
3.3	General amplifier Performances.	72
4.1	Proposed SS matrix algorithm for filter synthesis.	99
4.2	One-input one-output 2 nd order low-pass example of Table 4.1.	106
4.3	One-input 2 nd order band-pass example for Table 4.1.	111
4.4	General Filter Performances.	117
5.1	Summary of typical results for the PTAT generator.	130
6.1	Typical results of the modulator at room temperature.	142

- 8.1 Preliminary NEXO[©] results and comparison to similar HA products, where V_{DDmin} , I_{DDQ} , R_{load} , G_{max} , V_{nieq} and THD stand for the minimum supply voltage, quiescent current consumption, load resistance, maximum electrical gain, equivalent input noise and total harmonic distortion, respectively. A $-40\text{dB}_{V/Pa}$ microphone sensitivity has been supposed. All HAs exhibit similar bandwidth (typically from 100Hz to 8KHz). 167
- 8.2 Summary of yield results at $\pm 2\sigma$ (i.e. 96% of samples) for the NEXO[©] system-on-chip. 172
- 9.1 Example of typical capacitance densities in CMOS technologies of a same foundry. 180
- A.1 Hspice simulation control values used in this work. 185
- A.2 Hspice Montecarlo simulation of V_{TO} local mismatching. 189
- A.3 Equivalent noise (I_{noise}) and total harmonic distortion (THD) contributions in Figure A.8. noise is computed from 100Hz to 10KHz either at the DUT input or output (unity gain case). Supply voltage noise due to RC4194 is about $250\mu\text{t}V_{rms}$. 191

Acknowledgments

The authors wish to make public acknowledgment of the help from both the Centro Nacional de Microelectrónica and Microson S.A. staffs. Special thanks for the NEXO[©]-team: Lluís Gómez, Òscar Farrés, Ferran Casas and Xavier Aresté.

This work has been partially funded by European Community ESPRIT FUSE 23068 (Microelectronic Device for Hearing Aid Application) and Spanish CICYT TIC97-1159 (*Microelectrónica de Bajo Consumo y Baja Alimentación para Audífonos*) and CICYT TIC99-1084 (*Técnicas de Circuitos CMOS VLSI para Subsistemas Analógicos en Audífonos Digitales*) projects.

To my wife
Lurdes,
and to my sons
Marc and Anna.

F. Serra-Graells